INTRODUCTION
Class-D amplifier has emerged as the highly efficient solution for audio applications. For practical applications, an efficiency greater than 70%, a Total Harmonic Distortion (THD) less than -76 dB, and dynamic range greater than 94 dB have been achieved [I] . Typically class-D amplifier consists of two stages: preprocessing stage where Pulse Code Modulation (PCM) data stream is converted to Pulse Width Modulation (PWM) -a two-level signal, and power output stage where this signal drives the power MOSFET switches (H-Bridge). Output waveform is converted to analog signal by lowpass filtering. Switching elements allows high efficiency and this leads to smaller heat sink. While class-D amplification is very efficient, analog PWM is highly nonlinear and noisy. Amplifiers based on this traditional conversion technique are not very competitive and can never replace well-established class-AB amplifiers.
Recently, digital PWM, using digital signal processing techniques has attracted interest as an alternative to the traditional conversion technique. The generation of accurate digital PWM can be implemented using high-speed logic and power devices.
Clock speed of around 3 GHz is required for a 16-bit resolution signal at 44.1 KHz sampling rate (compact disc standard) which is impractical for a consumer product. Moreover, this amounts to large power loss at the output power stage. Hence for high efficiency, the switching frequency should be as low as possible. But finite switching times also influence the time domain properties of the signal and introduce non-linear distortion. To circumvent these problems noise shaping and interpolation techniques [2] - [4] are employed that allow the digital signal to be represented with fewer bits without losing much resolution [5], [6] . Hence for PWM conversion with lesser bits, switching frequency is reduced to more practical values.
Open loop structure has two disadvantages. Firstly, the output of the switching stage is affected by the ripple from the DC power supply, jitter due to imprecision in computational time and asymmetrical edges of the output pulse. This leads to amplification of the noise which reduces the signal-to-noise (SNR) ratio of the signal. Secondly, saturation of the PWM signal -100% duty cycle, introduces noise in the audio band.
Higher SNR can be achieved by ripple shaping techniques in which power supply is sampled and fed back to the input. Ripple rejection achieved is directly proportional to ripple frequency and the processing delay [l] . Reduction of such delay and improvement in ripple rejection are achieved by using extrapolator. Further, maximum input signal is reached at duty cycle less than 100%. This scheme, however also requires a high resolution Analog-to-Digital Converter (ADC) in the feedback loop.
The ADC in the feedback path can be removed by converting the input signal into PWM signal in the digital domain and conducting ripple shaping in the analog domain using loop filter [7] , [8] . The loop filter is essentially a second order integrating filter, which forces the average value of input and output signal to be equal, resulting in rejection of errors due to the output stage. To prevent oscillations, magnitude of PWM pulses is made greater than the feedback signal. Hence high resolution ADC in the feedback path is not required. Usually, comparator is made clock-free at the output stage since jitter noise and loop delay have more impact on analog circuits. However, if the amplitude of noise in the feedback path is too high, it generates a steep slope at the integrator's output and the H-bridge switches independently of the input, leading to instability of the system.
PROPOSED ARCHITECTURE
The proposed architecture, as shown in Fig 1, employs cascaded sigma-delta modulation (SDM) techniques in digital domain to directly reduce the noise from the H-bridge and the power supply ripple. The Pulse Duration Modulation (PDM) signal is used to drive the H-bridge. In PDM samples are represented with a frequency modulated square wave, with pulses of equal duration whilst in PWM the duration of the pulses is modulated rather than the frequency of the pulses. Hence, PDM is a frequency domain approach, while PWM is a time domain approach of a signal.
The structure consists of two cascade stages of sigma-delta modulators with an intermediate digital low pass filter between these stages. The first stage truncates a 16-bit digital input to a 5-bit output with an over-sampling ratio (OSR) of 32. This digital output is passed through a decimation filter which sieves out most of the noise and high frequency tones introduced by the first stage. The sampling frequency of the signal is reduced to 2fs with f, = 44.1 kHz and the resolution is increased to IO-bit. signal drives it at the effective switching frequency of 705.6 kHz. The 1-bit analog output signal is scaled down using resistor divider circuit and is fed back by converting into digital signal, using latch and comparator circuitry. The output of the first stage SDM IO-bit at 32f, is given as ( z ) where N 2 q ( z ) denotes the quantization and jitter noise introduced by the second-order modulator and E, ( z ) is the high frequency ripple noise at the power output stage.
Although the design is simple, compact and easy to implement, it can only correct quantization and jitter-delay noise (in the range of 0 to fJ2). However, as mentioned earlier, apart from jitter, output stage also suffers from high frequency noise due to power supply ripple and switching frequency. This produces distortion at the output, which leads to increase in Total Harmonic Distortion (THD) of the signal.
Linearity of the signal can be improved by two ways: increasing the sampling frequency of the second stage modulator and by inserting a second order SD-ADC in the feedback path as shown in Fig 3. The sampling frequency of the second-stage modulator is increased to 256fs. The output PDM signal of SDM is grouped using Pulse Group Modulation (PGM) technique [4], in which 0's and 1's are clubbed together resulting in reduction of switching frequency at the power output stage (H-bridge) to 705.6 KHz.
The 4-bit SD-ADC is connected in the feedback loop, which quantizes the high frequency ripple and noise introduced at the output stage. When the current is delivered to the load, power supply voltage drops and this decreases the signal amplitude at the output. This decrease can be compensated by negative feedback. The SD-ADC also reduces the overall time delay of the system and improves ripple rejection. The SD-ADC is a second-order Candy structure Of the 10 feedback bits, the first four bits in hexadecimal notation are OxF or 0x0, followed by the 3 bits of the SD-ADC output and the last three bits are 0x7 or 0x0, as shown in Fig 4. The MSB of the 4-bit SD-ADC output is the sign bit which is not shown in the arrangement. With this feedback arrangement, the minimum ripple noise of 1.5% and maximum of 11% can be corrected as illustrated in Fig. 5 . If the maximum output of the second stage modulator is Vref, the SD-ADC operates at V,&
Fig. 5 H-Bridge Output Waveform
The analog output is
where Y , ( z ) is the first stage output signal, NZq ( z ) represents the quantization noise introduced by the second order modulator, Npgm(z) denotes the noise due to pulse group modulation, E,. ( z ) is the ripple noise introduced at the H-bridge, N 2 f ( z ) represents the quantization noise introduced due to SD-ADC in the feedback and M is the number of groups (for OSR = 256fs, M = 32). To ascertain stability of the system, delay of M samples is introduced at the quantizer output stage to compensate for forward path delay due to PGM processing.
SIMULATION RESULTS
Behavioral simulations have been performed for the proposed structure in MATLAB@ and SIMULINK@. Simulations are carried out for ideal case and by taking all the non-idealities into account [9] . The specifications are -jitter -Ins, ripple and switching frequency noise -8-9%, op-amp and thermal noise -1 YO, saturation -f 1.5, leakage a -0.999. As mentioned earlier it doesn't shape high frequency ripple and an asymmetrical noise edge introduced at the output stage giving lower values of SNR and THD. Fig 8 shows the PSD of the output with 4-bit SD-ADC in the feedback, for the ideal case. Finally Fig 9 shows the PSD of the output with 4-bit SD-ADC in the feedback and all the non-idealities specified as above. The SNR of 71.ldb and THD of -80.7db are obtained. High frequency tones in both plots are attributed to the over-sampling of signal at the second stage of the amplifier. 
CONCL USIONS
A class-D amplifier using cascaded sigma-delta modulator that improves the nonlinearity caused by the H-bridge has been proposed. All the signals are processed in digital domain leading to high quality output signal. The pulse group modulation technique reduces the output switching frequency to 705 kHz. The high frequency noise due to MOSFET's switching and power supply is properly shaped by using a 4-bit sigma-delta analog-to-digital structure. Simulation results have indicated that the proposed structure has a reasonably high SNR and low THD. 
